Parallel Interleaved VSCs: Influence of the PWM Scheme on the Design of the Coupled Inductor

Ghanshyamsinh Gohil, Lorand Bede, RamKrishan Maheshwari, Remus Teodorescu, Tamas Kerekes, Frede Blaabjerg
Department of Energy Technology, Aalborg University, Denmark
gvg@et.aau.dk

Abstract—The line current ripple and the size of the dc-link capacitor can be reduced by interleaving the carriers of the parallel connected Voltage Source Converters (VSCs). However, the interleaving of the carriers gives rise to the circulating current between the VSCs, and it should be suppressed. To limit the circulating current, magnetic coupling between the interleaved legs of the corresponding phase is provided by means of a Coupled Inductor (CI). The design of the CI is strongly influenced by the Pulsewidth Modulation (PWM) scheme used. The analytical model to evaluate the flux-linkage in the CI is presented in this paper. The maximum flux density and the core losses, being the most important parameters for the CI design, are evaluated for continuous PWM and discontinuous pulsewidth modulation (DPWM) schemes. The effect of these PWM schemes on the design of the CI is discussed. The simulation and the experimental results are finally presented to validate the analysis.

Index Terms—Voltage source converters (VSC), parallel, interleaving, coupled inductor, PWM

I. INTRODUCTION

The magnetic excitation in the core of the line filter inductor has a line frequency component along with the small high frequency ripple components. By improving the line current quality, a small filter and therefore higher power density can be achieved. The line current quality can be improved by interleaving the carrier signals of the parallel Voltage Source Converters (VSCs) [1]–[6]. The discussion on the optimal interleaving angle to minimize the line current ripple is presented in [2]. The optimized PulseWidth Modulation (PWM) scheme involving multiple sequences and different interleaving angles to reduce the line current ripple is also presented [6]. The zone division plot, showing the spatial regions within a sector where a combination of a certain switching sequence and interleaving angle result in lower rms current ripple in a switching cycle, is also discussed.

The interleaving of the carriers leads to the phase shifted pole voltages (measured with respect to the center point of the dc-link O in Fig. 1) of the corresponding phases of the parallel interleaved VSCs. This gives rise to the circulating current between VSCs, and it should be limited in order to reduce the losses and the stresses in both active and passive components, present in the circulating current path. The magnetic coupling between the interleaved parallel legs, by means of a Couple Inductor (CI) is proposed in [7]–[10], and the schematic is shown in Fig. 2(a). To achieve high power density, the size of this additional circulating current filter should be reduced.

If a strong magnetic coupling between the windings is ensured, the CI is only subjected to high frequency magnetic excitation, which is determined by the switching frequency of the VSCs. As a result of the high frequency excitation, small size of the CI can be achieved. Moreover, the maximum value of the flux-density in the core should be close to the saturation flux density, in order to utilize the core effectively. High frequency flux reversal along with the high flux-density in the core results in more core losses. On the other hand, limited surface area is available for heat dissipation due to the small size of the CI. This may lead to a thermally limited design. As the core losses also depend on the peak flux density, the design of the thermally limited inductor can be realized by either decreasing the peak value of the flux density in the core or by providing more cooling. Both of these options lead to reduced power density.

The core losses depend on the peak flux density and the rate of change of flux density. Both of these parameters are strongly influenced by the PWM scheme used. The peak flux density in the core of the CI for different PWM schemes are discussed in [9], and a modulation scheme to reduce the flux in the CI is also proposed. However, discussion on the core losses is not given, which is an important factor in determining the size of the thermally limited magnetic component, and it should be considered carefully for a proper design of the CI.

The CI is a preferred solution for suppressing the circulating
current in the parallel interleaved VSCs, and the effect of the carrier based PWM schemes on the design of the CI is analyzed in this paper. The core experiences high frequency excitation and therefore, small size of the CI can be achieved. However, due to the small size, the surface area available for the heat dissipation is limited. The effect of the PWM scheme on the parameters affecting the design of the CI is discussed. Moreover, an analytical method to evaluate the maximum flux-density and losses in the CI for different PWM schemes is presented. The basic operation of the CI is discussed in Section II. The effect of the PWM schemes on the flux density in the magnetic core of the CI is presented in Section III. The influence of the flux density pattern on the design of the CI is presented in Section IV. In Section VI, the simulation results and the experimental results are presented to validate the analysis.

II. COUPLED INDUCTOR

The instantaneous potential difference in the pole voltages of the interleaved phase of the parallel VSCs gives rise to the circulating current. The individual leg current ($I_{A1}$ and $I_{A2}$) carries the circulating current in addition to the line current, and it can be decomposed into two components given as

$$I_{A1} = I_{A1,l} + I_{A1,c}$$
$$I_{A2} = I_{A2,l} - I_{A1,c}$$

(1)

where, $I_{A1,l}$ and $I_{A2,l}$ are the components of the phase currents contributing to the resultant line current, and $I_{A1,c}$ is the circulating current component. Assuming ideal VSCs and neglecting the effect of the hardware/control asymmetry, the current components contributing to the line current of the VSCs are considered equal. Therefore, the resultant line current is given as

$$I_{A} = 2I_{A1,l} = 2I_{A2,l}$$

(2)

and the circulating current between the VSCs is given as

$$I_{A,c} = \frac{I_{A1} - I_{A2}}{2}$$

(3)

The magnetic coupling between the parallel interleaved legs provided by the CI is used to suppress the circulating current, as discussed below.

The schematic of the CI is shown in Fig. 2(a), and one of the possible physical arrangements of the CI is depicted in Fig. 2(b). The flux linkage in the CI is given as

$$\lambda_{A}(t) = \lambda_{A1}(t) + \lambda_{A2}(t) = \int (V_{A1O} - V_{A2O})dt$$

(4)

where $V_{A1O}$ and $V_{A2O}$ are the pole voltages measured with respect to the fictitious dc-link mid-point $O$, as shown in Fig. 1. The flux density in the core is given as

$$B_{A}(t) = \frac{1}{2NA_c} \int (V_{A1O} - V_{A2O})dt$$

(5)

where $N$ is the number of turns and $A_c$ is the core cross-sectional area. The maximum value of the flux density and the core losses are the important parameters to consider in the design of the CI. From (5), it can be inferred that the flux density depends on the time integral of the pole voltage differences, which in turn depends on the dc-link voltage, the interleaving angle, the modulation index, and the PWM scheme used.

III. PULSEWIDTH MODULATION SCHEMES AND THEIR EFFECT ON THE COUPLED INDUCTOR DESIGN

The reference space vector $\vec{V}_{ref}$ is sampled, and it’s magnitude ($V_{ref}$) and angle ($\psi$) information is used for the selection of the two adjacent active state vectors along with the zero vectors to synthesize the $\vec{V}_{ref}$ [11]–[13]. The respective dwell time of the active vectors is chosen to maintain the voltage balance. Let $T_1$, $T_2$, and $T_z$ be the dwell times of the vectors $\vec{V}_1$, $\vec{V}_2$, and $\vec{V}_6/\vec{V}_7$, respectively, and it is given by

$$T_1 = \frac{2}{\sqrt{3}} \frac{|V_{ref}|}{V_{dc}} T_s \sin(60^\circ - \psi)$$

(6a)

$$T_2 = \frac{2}{\sqrt{3}} \frac{|V_{ref}|}{V_{dc}} T_s \sin(\psi)$$

(6b)

$$T_z = T_s - T_1 - T_2$$

(6c)

where $V_{dc}$ is the dc-link voltage and $T_s$ is the switching cycle. The time during which the zero vector is applied can be written as

$$T_z = K_z T_s + (1 - K_z)T_z$$

(7)

where, $0 \leq K_z \leq 1$

Different modulation possibilities exist with variation in the parameter $K_z$ [12]. $K_z = 0.5$ results in a classical center aligned Space Vector Modulation (SVM). Similarly, sequences for Discontinuous PWM (DPWM) schemes can be generated by choosing the appropriate value of $K_z$. The SVM, DPWM1 ($60^\circ$ clamp), DPWM2 and DPWM3 ($30^\circ$) clamp PWM schemes are considered for comparison [12]–[14].

A. The Center-aligned Space Vector Modulation

The opposite polarity zero vectors are applied at the same time for the duration of $T_z/4$. For low modulation indices, the dwell time of the zero vectors is dominant. As a result, the CI is subjected to more flux-linkage at low modulation indices. In a thermally limited CI design, the power density decreases.
Sub-sector B

Flux density $B$

Peak flux density $B_p$

Flux density $B(t)$

<table>
<thead>
<tr>
<th>PWM scheme</th>
<th>Sub-sector</th>
<th>Peak flux density $B_p$</th>
<th>Flux density $B(t)$</th>
</tr>
</thead>
</table>
| SVM        | $0^\circ \leq \psi \leq 90^\circ$ | $B_p = \frac{V_{dc} T_s}{2N A_x}$ | $B(t) = \frac{2B_p t}{T_s}$ for $0 \leq t \leq \frac{T_s}{4}$  
|            |            |                        | $B(t) = B_p$ for $\frac{T_s}{4} \leq t \leq \frac{T_s}{2}$  
|            |            |                        | $B(t) = B_p - \frac{4B_p}{T_s} [t - (\frac{T_s}{2} - \frac{T_s}{4})]$ for $\frac{T_s}{2} \leq t \leq \frac{T_s}{2}$ |

**TABLE I**

SVM: Flux density description in a half switching cycle using piecewise linear equations

<table>
<thead>
<tr>
<th>Sub-sector</th>
<th>$V_{re,f}$ position</th>
<th>Peak flux density $B_p$</th>
<th>Flux density $B(t)$</th>
</tr>
</thead>
</table>
| $0^\circ \leq \psi \leq 30^\circ$ | - | $B_p = \frac{V_{dc} T_s}{4N A_x}$ | $B(t) = \frac{2B_p t}{T_s}$ for $0 \leq t \leq \frac{T_s}{4}$  
|            |                      |                        | $B(t) = -B_p$ for $\frac{T_s}{4} \leq t \leq \frac{T_s}{2}$  
|            |                      |                        | $B(t) = -B_p + \frac{2B_p}{T_s} [t - (\frac{T_s}{2} - \frac{T_s}{4})]$ for $\frac{T_s}{2} \leq t \leq \frac{T_s}{2}$ |
| $30^\circ \leq \psi \leq 60^\circ$ | $M \cos(30^\circ - \psi) \geq \frac{1}{\sqrt{3}}$ | $B_p = \frac{V_{dc} (T_1 + T_2)}{4N A_x}$ | $B(t) = \frac{2B_p t}{T_s}$ for $0 \leq t \leq \frac{T_s}{4}$  
|            |                      |                        | $B(t) = -B_p$ for $\frac{T_s}{4} \leq t \leq \frac{T_s}{2}$  
|            |                      |                        | $B(t) = -B_p + \frac{2B_p}{T_s} [t - (\frac{T_s}{2} - \frac{T_s}{4})]$ for $\frac{T_s}{2} \leq t \leq \frac{T_s}{2}$ |
| $60^\circ \leq \psi \leq 90^\circ$ | $M \sin(60^\circ - \psi) \geq \frac{1}{\sqrt{3}}$ | $B_p = \frac{V_{dc} (T_s + T_2)}{4N A_x}$ | $B(t) = \frac{2B_p t}{T_s}$ for $0 \leq t \leq \frac{T_s}{4}$  
|            |                      |                        | $B(t) = -B_p$ for $\frac{T_s}{4} \leq t \leq \frac{T_s}{2}$  
|            |                      |                        | $B(t) = -B_p + \frac{2B_p}{T_s} [t - (\frac{T_s}{2} - \frac{T_s}{4})]$ for $\frac{T_s}{2} \leq t \leq \frac{T_s}{2}$ |

**TABLE II**

DPWM1: Flux density description in a half switching cycle using piecewise linear equations

Due to the high core losses as a result of the more flux-linkage at low modulation indices. The flux density pattern is identical in every quarter period of the fundamental cycle and can be described using piecewise linear equations as given in Table I. The asymmetrical regular sampled PWM scheme is considered [14]. Therefore, the peak flux-linkage $\lambda_{A,p}$ changes in every half switching cycle. As can be inferred from the flux density description given in Table I, the $\lambda_{A,p}$ is a function of the modulation index $M$ and the reference space vector angle $\psi$. The maximum value of the peak flux-linkage as a function of modulation index is given as

$$\lambda_{A,p, max} = \frac{1}{4} V_{dc} T_s \tag{8}$$

Although the maximum value of the peak flux-linkage is the same for all modulation indices, the flux-linkage pattern is different. The flux density in the CI for different modulation indices is shown in Fig. 3. The peak flux density in each half switching cycle is higher for lower modulation indices and reduces with the increase in the modulation index as evident from Fig. 3.

B. DPWM1: 60° Clamp

In most grid connected application, the grid current has a power factor close to unity and the use of the 60° clamp PWM (DPWM1) results in low switching loss reduction [11], [13], [15]. The non-switching interval for each phase leg is arranged around the positive and negative peaks of the respective reference voltage. The switching losses are reduced since each phase leg is not switched in a region where the current through the semiconductor devices of that leg is at its maximum value [14].

The flux density in the CI depends on the magnitude and angle of the reference space vector $V_{re,f}$. The flux density in the CI for DPWM1 can be described using piecewise linear equations as given in Table II. The flux density for the first quarter of the fundamental cycle is plotted in Fig. 4 for modulation indices of 0.2, 0.5, and 1. The maximum peak flux-linkage varies with the modulation index, and it is given as

$$\lambda_{A,p, max} = \begin{cases} V_{dc} T_s \left( \frac{1}{\sqrt{3}} \frac{|V_{re,f}|}{V_{dc}} \right), & 0 \leq M < 1/\sqrt{3} \\ \frac{1}{4} V_{dc} T_s, & 1/\sqrt{3} \leq M < 2/\sqrt{3} \end{cases} \tag{9}$$

![Fig. 3. The flux density in the CI when VSCs are modulated using SVM. The switching frequency is 2.5 kHz and maximum flux density in the core is restricted to 1 T.](image-url)
For modulation indices less than \( \frac{1}{\sqrt{3}} \), the maximum value of the peak flux density in case of DPWM1 is less than that of the SVM. However, for a modulation indices higher than \( \frac{1}{\sqrt{3}} \), the \( \lambda_{A,p_{\text{max}}} \) for DPWM1 is the same as that of the SVM.

### C. DPWM2: 30° Lagging Clamp

For a lagging power factor load, the use of DPWM2 can results in low switching losses [16]. Due to the asymmetrical switching sequence in each subsector, the flux density pattern is no longer identical in a quarter period of the fundamental cycle. Instead, the flux-density pattern is identical in every half period of the fundamental cycle. Similarly to DPWM1, the flux density in the CI for the DPWM2 can be also described by the piecewise linear equations. The flux density variation for different values of the modulation indices is plotted in Fig. 5. The maximum value of the peak flux density \( \lambda_{A,p_{\text{max}}} \) is the same as that of the DPWM1, and can be described by (9).

### D. DPWM3: 30° Clamp

In this PWM scheme, each phase leg is clamped to the opposite dc-link in each 60° segment. Different zero vectors are applied in each subsector (half of a 60° sector). The flux density pattern is plotted in Fig. 6. The peak flux-density

\[
\lambda_{A,p_{\text{max}}} \text{ is given as}
\]

\[
\lambda_{A,p_{\text{max}}} = \begin{cases} 
V_{dc}T_s \left( \frac{1}{\sqrt{3}} \frac{|V_{\text{ref}}|}{V_{dc}} \right), & \text{for } 0 \leq M < \frac{1}{\sqrt{3}} \\
\frac{1}{4} V_{dc}T_s, & \text{for } \frac{1}{\sqrt{3}} \leq M < 2/3 \\
V_{dc}T_s \left( \frac{1}{2} - \frac{1}{2} \frac{|V_{\text{ref}}|}{V_{dc}} \right), & \text{for } 2/3 \leq M < 4/(3 + \sqrt{3}) \\
V_{dc}T_s \left( \frac{1}{\sqrt{3}} \frac{|V_{\text{ref}}|}{V_{dc}} \right), & \text{for } 4/(3 + \sqrt{3}) \leq M < 2/\sqrt{3}
\end{cases}
\]

The CI suppresses the circulating current by providing magnetic coupling between the interleaved parallel legs. Assuming strong magnetic coupling between the windings, the flux in the core has only high frequency components, which are concentrated around the odd multiple of the carrier frequency. The high frequency excitation could lead to significant size reduction of the CI. However, more losses due to the high frequency excitation may result into increased loss density, and considerable thermal management is required [17], [18]. In order to achieve higher power density, active cooling is preferred [17]. However, active cooling increases complexity and should be avoided.

The size of the CI can also be reduced by operating with high flux density. However, this also results in increased losses. Thus, the volume optimized design of the CI may result in thermally limited design, where the maximum flux density in the core is determined by the heat dissipation capability of the CI [19], and not by the saturation flux density. For parallel interleaved VSCs, the PWM scheme has a strong influence on the maximum value of the peak flux density and the losses in the CI. The variation in the maximum value of the peak flux linkage with the modulation index for different PWM schemes [9] is plotted in Fig. 7. The maximum value of the peak flux linkage is the same in all schemes. However, the flux linkage pattern is different. As a result, the core losses would be different in each of the schemes, which is an important factor in determining the size and the efficiency of the CI, and it is discussed below.
The $V_{\text{ref}}$ is sampled twice in a switching cycle, and the losses are evaluated for every half switching cycle. The flux density behavior in the half switching cycle can be described by the piecewise linear equations given in Table I and II for the SVM, and the DPWM1, respectively.

The Improved Generalized Steinmetz Equation (IGSE) \cite{20}, \cite{21} is used to calculate the core losses, and the core losses per unit volume is given as

$$P_v = \frac{1}{T} \int_0^T k_i |dB(t)|^{\alpha} (\Delta B)^{\beta-\alpha} dt$$ \hspace{1cm} (11)

where $\alpha$, $\beta$ and $k_i$ are the constants determined by the material characteristics. The flux density pattern is identical over a quarter period of the fundamental cycle. Therefore, the core losses are evaluated for each half switching cycle over a quarter period of the fundamental cycle. The average core loss over this period is given as

$$P_v = \frac{2}{(f_0 f_s)} \sum_{k=1}^{k_{\text{max}}} 2 \int_0^{T_s} k_i (4B_{\text{max}} f_s)\alpha (\Delta B_k)^{\beta-\alpha} dt$$ \hspace{1cm} (12)

where $f_0$ is the fundamental frequency and $f_s$, is the switching frequency. The amorphous metal cores are considered, where the Steinmetz constants are $\alpha = 1.51$, $\beta = 1.74$ and $k_i = 0.622$.

To compare the PWM method independent of the design parameters, the volumetric losses in each of the DPWM schemes are normalized with respect to that of the SVM. From Fig. 8, it is evident that the DPWM3 outperforms other schemes in terms of the core losses. All the DPWM schemes have lower core losses compared to SVM at low modulation indices. The switching sequences involved in the DPWM2 are the same as the switching sequences of the DPWM1 in subsector 1 ($0^\circ < \psi \leq 30^\circ$) and switching sequences of DPWM3 in subsector 2 ($30^\circ < \psi < 60^\circ$). Thus, the core losses of the DPWM2 is an average of the core losses of the DPWM1 and core losses of the DPWM3 as depicted in Fig. 8. For high modulation indices, the DPWM1 has the highest core losses, followed by the DPWM2 and SVM.
Experimental measurements have been obtained to demonstrate the validity of the analysis presented in the paper. The schematic of the test setup is shown in Fig. 1. The single phase inductors are used which will also introduce inductance in the circulating current path. This arrangement is adopted to simplify the measurement [9]. From Fig. 1, the dynamic behavior of the circulating current is given as

$$I_{A,c} = \frac{1}{2Lf} \int (V_{A1O} - V_{A2O}) \, dt \quad (14)$$

From (4) and (14), it is clear that the circulating current ($I_{A,c}$) is a replica of the flux linkage in the core. Therefore, the measurements of $I_{A1} - I_{A2}$, which is equal to $2 \times I_{A,c}$ are obtained.

The dc-link voltage is set to 600 V. The carrier frequency is taken to be 2.5 kHz and the interleaving angle of 180° is chosen. The dead-time of 2 µs is used. The line filter inductor of 6.8 mH is used, and a resistive load is set to 20 Ω. The inductance in the circulating current path is $2 \times 6.8$ mH. The
results for modulation index of 1 for different PWM schemes are given in Fig. 10.

The maximum value of the peak circulating current $I_{A,c}$ is measured for different PWM schemes. The modulation index is varied in the full linear range. The peak value of circulating current is different in each half switching period and the highest value of the peak of $I_{A,c}$ is captured and given in Table IV. The circulating current is a replica of the flux-linkage in the CI. The maximum value of the peak of the circulating current is the same for all of the PWM schemes. For SVM, a constant value of $I_{A,c,max}$ is observed over the entire modulation range, which is in agreement with the analysis presented in Section III. The DPWM schemes have smaller $I_{A,c,max}$ for lower modulation indices, and the $I_{A,c,max}$ variation with modulation index matches with the analysis.

<table>
<thead>
<tr>
<th>M</th>
<th>SVM</th>
<th>DPWM1</th>
<th>DPWM2</th>
<th>DPWM3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.1</td>
<td>3.55</td>
<td>0.79</td>
<td>0.81</td>
<td>0.84</td>
</tr>
<tr>
<td>0.2</td>
<td>3.52</td>
<td>1.46</td>
<td>1.47</td>
<td>1.47</td>
</tr>
<tr>
<td>0.3</td>
<td>3.50</td>
<td>2.09</td>
<td>2.07</td>
<td>2.02</td>
</tr>
<tr>
<td>0.4</td>
<td>3.55</td>
<td>2.68</td>
<td>2.67</td>
<td>2.63</td>
</tr>
<tr>
<td>0.5</td>
<td>3.50</td>
<td>3.23</td>
<td>3.19</td>
<td>3.20</td>
</tr>
<tr>
<td>0.6</td>
<td>3.48</td>
<td>3.72</td>
<td>3.72</td>
<td>3.79</td>
</tr>
<tr>
<td>0.7</td>
<td>3.48</td>
<td>3.63</td>
<td>3.63</td>
<td>3.71</td>
</tr>
<tr>
<td>0.8</td>
<td>3.42</td>
<td>3.55</td>
<td>3.42</td>
<td>3.27</td>
</tr>
<tr>
<td>0.9</td>
<td>3.40</td>
<td>3.50</td>
<td>3.42</td>
<td>2.82</td>
</tr>
<tr>
<td>1.0</td>
<td>3.40</td>
<td>3.48</td>
<td>3.36</td>
<td>2.97</td>
</tr>
<tr>
<td>1.1</td>
<td>3.36</td>
<td>3.48</td>
<td>3.36</td>
<td>3.24</td>
</tr>
<tr>
<td>1.15</td>
<td>3.38</td>
<td>3.39</td>
<td>3.37</td>
<td>3.37</td>
</tr>
</tbody>
</table>

V. Conclusion

The influence of the PWM schemes on the design of the CI, used for the circulating current reduction in the parallel interleaved VSCs, is discussed. The carrier interleaving improves the line current quality, thus the size of the line filter can be reduced. However, it requires additional circulating current filter. The design of this filter is strongly influenced by the PWM scheme used. The analytical model to evaluate the flux density in the CI is presented. The maximum value of the peak flux density for different PWM schemes is the same, however the flux density pattern is different. This would result in different core losses. The core losses, being an important factor for proper thermal design of the CI, is also evaluated for each of the PWM schemes. The use of the SVM results in high core losses for low modulation indices. The comparison also indicates that the use of DPWM3 results in the lowest core losses in the CI. Although the core is excited for two third period of the fundamental cycle in all DPWM schemes, the switching sequences involved in DPWM1 results in more flux linkage at high modulation indices and thus incurs the highest core losses for modulation indices higher than 0.6.

REFERENCES


