Evaluation of Circulating Current Suppression Methods for Parallel Interleaved Inverters

Ghanshyamsinh Gohil, Lorand Bede, Remus Teodorescu, Tamas Kerekes, Frede Blaabjerg
Department of Energy Technology, Aalborg University, Denmark
gvg@et.aau.dk

Abstract—Two-level Voltage Source Converters (VSCs) are often connected in parallel to achieve desired current rating in multi-megawatt Wind Energy Conversion System (WECS). A multi-level converter can be realized by interleaving the carrier signals of the parallel VSCs. As a result, the harmonic performance of the WECS can be significantly improved. However, the interleaving of the carrier signals may lead to the flow of circulating current between parallel VSCs and it is highly desirable to avoid/suppress this unwanted circulating current. A comparative evaluation of the different methods to avoid/suppress the circulating current between the parallel interleaved VSCs is presented in this paper. The losses and the volume of the inductive components and the semiconductor losses are evaluated for the WECS with different circulating current suppression methods. Multi-objective optimizations of the inductive components have also been carried out. The design solutions, that are obtained using the optimization, have been compared on the basis of the volume of the inductive components and yearly energy loss for a given mission profile.

Index Terms—Voltage source converters (VSC), coupled inductor, circulating current, multi-objective optimization, harmonic filter, interleaving

I. INTRODUCTION

A full scale power converter is typically used in modern Wind Energy Conversion System (WECS) due to its ability to meet the stringent grid-code requirements and it is often realized using three-phase two-level pulse width modulated Voltage Source Converter (VSC) [1]. The power rating of the WECS is continuously increasing, whereas the power processing capability of the existing Insulated Gate Bipolar Transistors (IGBTs) modules is limited. As a consequence, the two level VSCs are connected in parallel [2], [3] to match the high power rating of the wind turbine. For parallel connected VSCs, multi-level voltage waveforms can be achieved by interleaving the carrier signals of the parallel VSC legs [4], [5]. As a result, the harmonic quality of the resultant voltage waveform can be substantially improved, which can be utilized to achieve the following system level advantages:

1) Efficiency improvement, which can primarily be achieved by reducing the switching frequency.
2) Power density improvement, obtained by reducing the size of the harmonic filter components.

However, the circulating current flows between the parallel VSCs due to the hardware and control asymmetries. The problem related to the circulating current further aggravates when the carrier signals are interleaved. This unwanted circulating current increases the stress on the semiconductor switches and causes additional losses. Therefore, it should be suppressed to some acceptable limits.

The circulating current can be avoided by providing galvanic isolation between the parallel VSCs using multiple winding line frequency transformer [6], [7]. Another approach is to suppress the circulating current to some acceptable limit by introducing impedance in the circulating current path. This can be achieved by

1) Using single phase harmonic filter inductor, which provides the functionalities of the boost inductor, as well as used for circulating current suppression.
2) Using Coupled Inductor (CI) to suppress the circulating current by providing magnetic coupling between the parallel interleaved legs of the corresponding phases [4], [8].

The selection of the circulating current suppression method has a significant influence on the system efficiency, power density, and the WECS control. However, from a system perspective, a comparative evaluation of the different circulating current suppression methods has not been reported so far. This paper is an attempt to bridge this gap. The impact of the selection of the circulating current suppression method on the system efficiency and volume is investigated in this paper. The semiconductor losses, the volume and the losses in the inductive components are evaluated and a mission profile based multi-objective optimization has been carried out. The optimized designs are finally compared on the basis of the yearly energy loss and the volume of the inductive components. The paper is organized as follows. The system specifications and the considered filter arrangement is presented in Section II. The loss models of the semiconductor switches and filter components, along with the volume models of the filter components are discussed in Section III. The system losses and volume of the given specifications are calculated and the comparative evaluation is presented in Section IV.

II. SYSTEM DESCRIPTION AND CONSIDERED TOPOLOGIES

The description of the considered WECS, basic operation of the parallel interleaved VSCs, and the considered filter arrangements are discussed in this section.

A. System Description

A grid-side converter of the WECS is considered and the system specifications are shown in Table I. The associated base values for the per-unit system is given in Table II. The
WECS is considered to be connected to the 30 kV grid using a step-up transformer. The required power rating of 3.7 MVA is achieved by connecting three VSCs in parallel, with each having a power rating of 1.23 MVA. The switching frequency is taken to be 1050 Hz. The parallel VSCs with the common dc-link are considered in this paper and the dc-link voltage is taken to be 1050 V. The parallel VSCs with the common dc-link are considered in this paper and the dc-link voltage is taken to be 1050 V.

Instead of using the synchronized carrier signals for the VSCs, they can be phase-shifted and a multi-level voltage waveform for the resultant switched output voltage $V_{x,avg}$ can be achieved as shown in Fig. 2. As a result, the harmonic performance can be significantly improved, which leads to reduction in the harmonic filtering requirement. However, the switched output voltages of the parallel legs of a given phase are shifted with respect to each other. This would drive large circulating current between the parallel legs. The flow of this unwanted circulating current increases the losses and demands unnecessary oversizing of the components which are present in the circulating current path. Therefore, the circulating current should be suppressed to some acceptable value to realize the full potential of the parallel interleaved VSCs.

### B. Harmonic Filter

$LCL$ filter with $R_d/C_d$ damping branch is considered. The harmonic filter is designed to meet the harmonic current injection limits specified by the German Association of Energy and Water Industries (BDEW) [9] and the parameters of the harmonic filter are specified in Table III. The WECS is connected to the medium-voltage network using the step-up transformer and the leakage inductance of the transformer is considered to be a part of the grid-side inductor of the $LCL$ filter. The per-unit values of the harmonic filter parameters are taken to be the same in all the considered cases.

#### C. Circulating Current Suppression

Three different methods for circulating current suppression are discussed hereafter.

1. **Case I: With Multiple Isolated Transformer Windings**

The WECS is connected to the MV network using the step-up transformer. On the low voltage side of the transformer, three isolated windings can be used as shown in Fig. 3(a) and the circulating current can be avoided. Each of the VSCs has separate harmonic filter. The magnetic structures of the three-phase converter-side inductor and the multi-winding step-up transformer are shown in Fig. 3(b) and Fig. 3(c), respectively.
Ia

Harmonic spectrum of Ia1.

Due to the interleaved carrier signals, some of the harmonic components in the switched output voltages of the individual components are phase-shifted with respect to each other. As a result, the harmonic components of the switched output voltages of the individual VSCs can be divided as:

1) In-phase harmonic components, concentrated around the carrier frequency harmonics 3j and their side-bands, where j = 1 to ∞.

2) Phase-shifted components, concentrated around the carrier frequencies harmonics (3j − 1), (3j − 2) and their side-bands.

When the phase-shifted voltage components are applied to the step-up transformer, the corresponding flux components are also phase-shifted and they are either completely canceled out or significantly reduced. Therefore, the phase-shifted harmonic components are absent in the induced voltages. This leads to significant improvement in the harmonic quality of the line current on the high-voltage side of the transformer. Since the phase-shifted harmonic components are absent on the low-voltage side, the corresponding harmonic components of the switched output voltage of the individual VSCs appears across the harmonic filter.

The simulations of the system shown in Fig. 3(a) have been carried out using the PLECS simulation tool for the full load condition. The parameters used for the simulation study are given in Table I. The current flowing through the converter-side inductor is shown in Fig. 4(a) and the corresponding harmonic spectrum is also shown in Fig. 4(b). From Fig. 4(b), it is clear that the major harmonic component appear at the first carrier harmonic frequency. Since, the converter-side inductor

1) Used as a converter-side inductor of the LCL filter.

2) Offers inductance to the circulating current.
However, the major limitation with this approach is that the value of the inductor influences the dc-link voltage level requirement and the transient response of the system. Higher converter-side inductance demands more dc-link voltage, which leads to more switching losses. Moreover, the current response becomes more sluggish and the weight and the volume of the WECS increases. In addition, the inductance required for the harmonic current filtering may not be very effective in suppressing the circulating current.

The system was simulated with the same system parameters that were used for case I. The current flowing through the converter-side inductor is shown in Fig. 7. The leg current (converter-side inductor current) $I_{x_n}$ can be split into two components:

1) A component contributing to the resultant line current $I_{x_{n,l}}$.

2) A circulating current component $I_{x_{n,c}}$.

and it can be represented as

$$I_{x_n} = I_{x_{n,l}} + I_{x_{n,c}}$$

where $x$ represents phase ($x \in \{a, b, c\}$) and $n$ represent the VSC ($n \in \{1, 2, 3\}$). The circulating current components $I_{x_{n,c}}$ only flows between the parallel VSCs and do not contribute to the resultant line current. Therefore, the resultant line current can be given as

$$I_x = \sum_{k=1}^{N} I_{x_{n,l}}$$

Assuming an equal line current sharing between the parallel VSCs, the common component of the leg current is obtained as $I_{x_{n,l}} = I_x / N$. The resultant line current of phase $a$ is shown in Fig. 7(b). The circulating current is obtained using (1) and it is shown in Fig. 7(c). The circulating current has a major harmonic component at the 1st carrier harmonic frequency and its maximum peak amplitude is 980 A. The high value of the maximum peak amplitude demonstrates that the single-phase inductor is not very effective in suppressing the circulating current.

Since the single-phase inductor is subjected to phase-shifted flux component, the use of the 0.35 mm grain oriented silicon steel leads to significant core losses. The current through the low-voltage winding of the step-up transformer is shown in Fig. 7(d). This current is almost harmonic free. As a result, lower copper losses in the transformer can be achieved compared to case I. Moreover, standard two-winding transformer is required, compared to the multi-winding transformer in Case I.

3) Case III: With Coupled Inductor (CI) and Three-Phase Converter-side Inductor: The CI offers high inductance to the circulating current component [4], [8], [10], [11], while its effect on the line current component is minimal (assuming negligible leakage flux). Therefore, the disadvantages of case II, such as high dc-link voltage requirement, sluggish response, and high circulating current, can be overcome by using CI. The schematic of the WECS is shown in Fig. 8(a), where the individual CI for each phase is used.

The magnetic structure of the CI is shown in Fig. 8(b). It consists of three magnetic limbs, around which the coils are placed. All the coils are wound in the same direction and the limbs are magnetically coupled to each other using the top and bottom yokes. The start terminal of each of the coils is connected to the corresponding output terminals of the VSC legs, whereas the other terminal of all the coils is connected to the common point, as shown in Fig. 8(a). The CI offers small leakage inductance, which in addition with the three-phase inductor $L_f$ forms the converter-side inductor of the $LCL$ filter. A three-phase inductor, shown in Fig. 8(c), is used as converter-side inductor. The magnetic core of the CI mainly
respectively. The bias voltage and the dynamic resistance are calculated for each of the sampling intervals for the positive half cycle of the line current. For each sampling interval, the transistor and diode conduction losses are obtained using the linear interpolation. The total conduction losses are obtained by averaging the local conduction losses of the sampling intervals during the fundamental frequency cycle and it is given as

\[ P_{\text{con},T} = \frac{f_0}{2f_c} \sum_{k=1}^{n} p_{\text{con},T_k} \]  
\[ P_{\text{con},D} = \frac{f_0}{2f_c} \sum_{k=1}^{n} p_{\text{con},D_k} \]  

2) Switching losses: The switching losses are calculated locally for each of the switching transition during the positive half cycle of the line current. Assuming linear dependency of the switching energies on the dc-link voltage, the switching energies for the specified dc-link voltage for the kth sampling interval are given as

\[ E_{\text{on},k}(i, T_j, V_{\text{dc}}) = E_{\text{on},k}(i, T_j, V_{\text{nom}}) \frac{V_{\text{dc}}}{V_{\text{nom}}} \]  
\[ E_{\text{off},k}(i, T_j, V_{\text{dc}}) = E_{\text{off},k}(i, T_j, V_{\text{nom}}) \frac{V_{\text{dc}}}{V_{\text{nom}}} \]

where \( V_{\text{dc}} \) is the dc-link voltage, \( V_{\text{nom}} \) is nominal dc-link voltage at which the switching energies are specified. \( E_{\text{on},k} \) and \( E_{\text{off},k} \) are the switching energy during the turn-on and turn-off transition, respectively. \( T_j, T_{j,D} \) is the junction temperature of the transistor. The switching losses are calculated by averaging the local switching energies of the switching transitions that occur during the positive half cycle of the line current and it is given as

\[ P_{\text{sw},T} = \frac{f_0}{2f_c} \sum_{k=1}^{n} \left( E_{\text{on},k}(i, T_j, V_{\text{dc}}) + E_{\text{off},k}(i, T_j, V_{\text{dc}}) \right) \]  

Similarly, the diode reverse recovery losses \( P_{\text{sw},D} \) are also obtained by the same method.

3) Thermal Model: The loss model needs the information of the junction temperatures \( T_j, T_{j,D} \) and they are obtained by using the simplified thermal model shown in Fig. 10. The junction-to-case thermal impedance \( Z_{th(j\rightarrow c)} \) is generally modeled as a 4th order Foster network and can be described as

\[ Z_{th(j\rightarrow c)} = \sum_{i=1}^{4} R_i (1 - e^{-t/\tau_i}) \]
where $Z_{th(j,c)}$ is the junction-to-case thermal impedance. The parameters of the foster network $R_i$ and $\tau_i$ are extracted from the manufacturer datasheet.

B. Winding and Core Losses in Inductive Components

The loss model for the CI, converter-side inductor, and step-up transformer are presented hereafter.

1) Copper Loss: The copper loss is evaluated by considering the ac resistance of the winding, which takes into account the skin and proximity effects [12]. The winding loss of a given coil is

$$P_{cu} = R_{dc} \sum_{h=1}^{\infty} k_{ph} I_{wh}^2$$

(8)

where

$$k_{ph} = \sqrt{\Delta} \left[ \frac{\sinh(2\sqrt{\Delta}) + \sin(2\sqrt{\Delta})}{\cosh(2\sqrt{\Delta}) - \cos(2\sqrt{\Delta})} \right]$$

(9)

and $\Delta = T_c/\delta$ and $R_{dc}$ and $R_{ac}$ are the dc and the ac resistance of the coil, respectively. $m$ is the number of layers in the coil, $T_c$ is the thickness of the conductor, and $\delta$ is the skin depth. $I_{wh}$ is the $h$th harmonic component of the current flowing through that coil.

2) Core Losses: The core losses are calculated using the Steinmetz equation. The core losses per unit volume is given as

$$P_{fe,n} = k_i f^{\alpha} B^{\beta}$$

(10)

where $k_i$, $\alpha$, and $\beta$ are the Steinmetz parameters.

IV. COMPARATIVE EVALUATION

All three cases are evaluated for the 3.45 MW WECS. The recorded wind speed data at Aalborg University over a one year period with three hourly sampling rate is shown in Fig. 11. Since the wind speed varies in a large range, the power processed by the WECS also varies in wide range, as shown in Fig. 12. Therefore, the energy loss for a given mission profile is evaluated and compared instead of comparing the losses at a specific loading condition.

Fig. 11. Recorded wind data over a year with three hourly sampling rate.

Fig. 12. Assumed wind speed distribution and power produced. The total energy production in a year is 18195 MWh for 3.45 MW wind turbine.

The multi-objective optimization minimizes a vector of objectives $F(X)$ and returns the optimal values of the design variables $X$.

$$\min F(X)$$

(12)

where

$$F(X) = [F_1(X), F_2(X)]$$

(13)

where $F_1(X)$ returns the energy loss (MWh) and $F_2(X)$ return the volume of the active parts in Ltr. The non-inferior (Pareto optimal) solutions are obtained using the multi-objective optimization. Out of these several possible design solutions, one

Fig. 13. Semiconductors energy loss over a one year time period. Two IGBT modules from Infineon are considered and the data are given in Table IV.

A. Semiconductor Energy Loss

The total semiconductor losses ($P_{con,T} + P_{con,D} + P_{sw,T} + P_{sw,D}$) are evaluated for each of the loading conditions shown in Fig. 12 and the total energy losses of all the semiconductor switches are obtained as

$$E_s = 18 \times \sum_{i=1}^{j} (P_{con,T} + P_{con,D} + P_{sw,T} + P_{sw,D}) T_i$$

(11)

The semiconductor energy loss of the whole system over a one year time period for the different cases are shown in Fig. 13. Single-phase inductor, used in case II, is not effective in suppressing the circulating current. Since the unwanted circulating current flows through the semiconductor switches, it leads to higher semiconductor losses and therefore the highest semiconductor energy loss in all three cases, as shown in Fig. 13. In case I, the phase-shifted components are zero in the induced voltages across the step-up transformer windings. Therefore, the phase-shifted harmonic components present in the switched output voltage appears across the harmonic filter and the their current magnitude depends on the impedance offered by the harmonic filter, which is relatively small for the multi-level converter realized using the carrier interleaving. As a result, the magnitude of the phase-shifted harmonic current components is significant (see Fig. 4) and leads to more semiconductor losses, as shown in Fig. 13. On the other hand, the CI effectively suppresses the circulating current. As a result, the semiconductor energy loss is significantly smaller in case III. For the Infineon IGBT module FF1000R17IE4, the semiconductor energy loss in case III is 151 MWh, as against 173 MWh and 179 MWh in case I and case II, respectively.

B. Energy Loss and Volume of Inductive Components

To compare the volume and energy losses of the magnetic components, multi-objective optimization of the magnetic components is carried out for the load profile shown in Fig. 11. The multi-objective optimization minimizes a vector of objectives $F(X)$ and returns the optimal values of the design variables $X$. The non-inferior (Pareto optimal) solutions are obtained using the multi-objective optimization. Out of these several possible design solutions, one
suitable solution has been selected for each of the magnetic components for the comparison.

1) Converter-side Inductor: The converter-side inductor is assumed to be realized using the standard laminated steel and the coils are wound using the copper foil winding. The stacking factor is assumed to be 0.96. To limit the air gap fringing flux, several small air gaps are employed. This is achieved by using the discrete core blocks. For each design solutions, core and copper losses are evaluated at the rated load conditions and the results are fed to the thermal network derived in [13]. By solving the thermal network, the temperature of the core and the coil are obtained. This gives the worst case temperature rise. If the temperature rise is above 80°C, the solution is discarded and the optimization steps are again executed for a new set of free variables.

The Pareto-optimal solutions for converter-side inductor for all the considered cases are shown in Fig. 14, where the reduction in the energy loss requires increase in the volume.

2) Coupled Inductor: Considering equal current sharing between the parallel VSCs, the fundamental component of the flux in the CI is absent. As a result, the CI only experiences switching frequency flux excitation. Since amorphous alloy is very suitable for medium frequency, it is considered as a magnetic material for CI. Copper foil winding is considered for coils. The losses and the volume of the CI are evaluated and multi-objective optimization has been carried out. Pareto-optimal solutions for CI are shown in Fig. 15.

3) Step-up Transformer: Four stepped cruciform grain oriented silicon steel is considered, where the net core area is 78% of the area of the circumscribing circle. The low voltage winding is placed around the core and it is wound using the copper foil. The foil winding is also considered for the medium-voltage winding due to its uniform and superior electrical stress of the inter-turn insulation. The creepage clearance for the medium-voltage winding is taken to be 30 mm.

The Pareto optimal solutions for the step-up transformer and multi-winding step-up transformer are shown in Fig. 16. The power handled by the step-up transformer in the WECS varies in a wide range. In this case, the energy loss in the transformer can be reduced by ensuring lower core losses (fixed losses). This can be achieved by reducing the core volume by employing more number of turns. For case I, the current flowing through the low-voltage coils of the step-up transformer comprises significant harmonic components, as shown in Fig. 5. On the other hand, the current through the low-voltage coils in case II and case III is almost sinusoidal. Therefore for a given volume, the higher harmonic content in the low-voltage winding in case I leads to significant higher copper losses compared to the case II and case III, as shown in Fig. 16.

C. System Volume and Energy Loss

The Pareto optimal solutions are the non-inferior design solutions. Out of these non-inferior designs, one suitable design is selected for each of the components. The selection was carried out in such manner that the total volume of the inductive components in each cases are the same. The design parameters of the selected designs of the converter-side inductor are given in Table V. Similarly, the design parameters of the multi-winding step-up transformer and two-winding step-up transformer are given in Table VI. The total volume of the inductive components, including step-up transformer is
TABLE V
CHosen design of the converter-side inductor and coupled inductor. $L_f$ is the leakage Inductance of the coupled inductor.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Case I</th>
<th>Case II</th>
<th>Case III</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inductance (µH)</td>
<td>118.5</td>
<td>118.5</td>
<td>30</td>
</tr>
<tr>
<td>Current rating (A)</td>
<td>1032</td>
<td>1032</td>
<td>3096</td>
</tr>
<tr>
<td>No. of turns</td>
<td>28</td>
<td>39</td>
<td>7</td>
</tr>
<tr>
<td>Core cross-section (cm²)</td>
<td>78.8</td>
<td>50.92</td>
<td>187.9</td>
</tr>
<tr>
<td>Coil cross-section (mm²)</td>
<td>486</td>
<td>542</td>
<td>2334</td>
</tr>
<tr>
<td>Volume (Ltr.)</td>
<td>50.85</td>
<td>20.29</td>
<td>105.54</td>
</tr>
<tr>
<td>Energy loss/year (MWh)</td>
<td>27.4</td>
<td>14.58</td>
<td>17.31</td>
</tr>
<tr>
<td>No. of inductors</td>
<td>3</td>
<td>9</td>
<td>1</td>
</tr>
</tbody>
</table>

TABLE VI
Design parameters of the step-up transformers.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Multi-winding transformer</th>
<th>Two winding transformer</th>
</tr>
</thead>
<tbody>
<tr>
<td>Core cross-section (cm²)</td>
<td>752</td>
<td>763</td>
</tr>
<tr>
<td>No. of turns in primary</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>Coil cross-section of primary (mm²)</td>
<td>355</td>
<td>1206</td>
</tr>
<tr>
<td>No. of turns in secondary</td>
<td>1204</td>
<td>1204</td>
</tr>
<tr>
<td>Coil cross-section of primary (mm²)</td>
<td>12</td>
<td>17</td>
</tr>
<tr>
<td>Volume (Ltr.)</td>
<td>619.6</td>
<td>595.1</td>
</tr>
<tr>
<td>Energy loss/year (MWh)</td>
<td>151.6</td>
<td>118.5</td>
</tr>
</tbody>
</table>

TABLE VII
Total energy losses over one period (including energy losses in both semiconductor and inductive components) and volume of the inductive components.

<table>
<thead>
<tr>
<th>Item</th>
<th>Case I</th>
<th>Case II</th>
<th>Case III</th>
</tr>
</thead>
<tbody>
<tr>
<td>Semiconductor</td>
<td>-</td>
<td>-</td>
<td>173</td>
</tr>
<tr>
<td>Inductor $L_f$</td>
<td>152.5</td>
<td>182.6</td>
<td>105.5</td>
</tr>
<tr>
<td>CI</td>
<td>-</td>
<td>-</td>
<td>74.9</td>
</tr>
<tr>
<td>Transformer</td>
<td>619.6</td>
<td>595.1</td>
<td>151.6</td>
</tr>
<tr>
<td>Total</td>
<td>772.1</td>
<td>777.7</td>
<td>775.5</td>
</tr>
</tbody>
</table>

given in Table VII for all the considered cases. As mentioned, the designs are chosen to ensure that the volumes of the inductive components are the same in all the cases. Under this case, the total energy loss (including semiconductor energy loss) of the WECS for all three cases are also given in Table VII. The WECS energy loss is highest in case II, whereas it is lowest in case III.

V. CONCLUSION
A comparison between the circulating current suppression methods for parallel interleaved VSCs is presented in this paper. The use of the $LCL$ harmonic filter is considered and it is designed to meet the harmonic injection limit specified by the BDEW. The values of the harmonic filter components are taken to be the same in all the cases. Models for evaluating the losses in the both active and passive components and the volume of the inductive components (converter-side inductor, step-up transformer, and CI) are derived. These models are used to carry out the multi-objective optimization of the inductive components, where the energy loss and volume of the inductive components are minimized. Several non-inferior design solutions are obtained and out of these non-inferior design solutions, a suitable design for each of the component is chosen such that the total volume of the inductive component is the same in all cases. For the given volume, the energy loss in case I is highest. On the other hand, the CI is very effective in suppressing the circulating current and leads to the lowest energy losses in all the considered cases.

Multi-objective optimization has been carried out for the 3.45 MW, 690 V WECS with three parallel interleaved VSCs. The design parameters of the inductive components are chosen such that the total volume of the inductive components is the same (approximately 775 Ltr.) in all cases. Yearly energy loss in case III is 323.1 MWh, compared to 406.8 MWh and 428.7 MWh in case I and case II, respectively. As a result, the losses in the case III are 20.5% lower compared to the case I. The losses in both case I and case II can be reduced by using higher value of converter-side inductor than the required one. However, it may lead to sluggish transient response and should be avoided.

ACKNOWLEDGMENTS
The authors would like to thank the Intelligent Efficient Power Electronics (IEPE) and HARMONY project for supporting the related research.

REFERENCES